USRP-2974 Front Panel
USRP-2974 Back Panel
785606-01
QTY:

USRP-2974

$13,000.00 USD
785606-01
QTY:

IMPORTANT: Please select the power cord that is compatible with your region from the list below.

QTY:

The regional power cord is a REQUIRED accessory, and is NOT INCLUDED in the kit of this product.

USRP-2974 High Performance Embedded SDR, 10 MHz-6 GHz, 160 MHz bandwidth

Provides deterministic control of transceivers using an onboard FPGA and processor for rapidly prototyping high-performance wireless communications systems.

Overview

Overview

The USRP Software Defined Radio Stand-Alone Device built on the LabVIEW reconfigurable I/O (RIO) architecture with an onboard processor running the NI Linux Real-Time OS and an FPGA. You can program the onboard processor and FPGA with LabVIEW Communications System Design Suite to deterministically control your application.

The USRP-2974 is ideal for prototyping a range of advanced research applications that include stand-alone LTE or 802.11 device emulation; Medium Access Control (MAC) algorithm development; multiple input, multiple output (MIMO) systems; heterogeneous networks; LTE relaying; RF compressive sampling; spectrum sensing; cognitive radio; beamforming; and direction finding.

Demo Video

The registered trademark Linux® is used pursuant to a sublicense from LMI, the exclusive licensee of Linus Torvalds, owner of the mark on a worldwide basis.

Features

Features

FPGA

  • Xilinx Kintex-7 410T
  • 14 bit ADC, 16 bit DAC
  • Gen1x4 PCIe Connection
  • SFP+ High Speed Serial Link

On-board Processor

  • x86 onboard processor equipped with NI Linux Real Time OS for deterministic processing
  • Intel Core i7 2 GHz Quad Core Processor
  • Congatec COM Express Conga-TS170 SoM
  • 8 GB DDR4
  • MicroUSB to the SoM
  • RJ45 (1 GbE)
  • PCIe Gen x4

RF

  • 2 RX, 2TX
  • 10 MHz to 6 GHz extended frequency range
  • Up to 160 MHz of instantaneous bandwidth per channel
  • RX, TX filter bank
  • GPS-Disciplined OCXO
  • Clock reference 
  • PPS time reference
  • External RX, TX LO input ports
  • Built-in GPSDO
  • Interface I/O

Interface I/O

  • Two USB 3.0 ports
  • Two USB 2.0 ports
  • USB 1.0 JTAG
  • Display Port
  • AUX I/O
  • Two SFP+ ports (1 Gigabit Ethernet, 10 Gigabit Ethernet, Aurora)
  • PCIe Gen x4
  • 1 Gb Ethernet (connection to host)
  • Ref In/Out
  • PPS In/Out
Block Diagram

Block Diagram

USRP 2974 Block Diagram Click on image to enlarge
Additional Resources

Overview

The USRP Software Defined Radio Stand-Alone Device built on the LabVIEW reconfigurable I/O (RIO) architecture with an onboard processor running the NI Linux Real-Time OS and an FPGA. You can program the onboard processor and FPGA with LabVIEW Communications System Design Suite to deterministically control your application.

The USRP-2974 is ideal for prototyping a range of advanced research applications that include stand-alone LTE or 802.11 device emulation; Medium Access Control (MAC) algorithm development; multiple input, multiple output (MIMO) systems; heterogeneous networks; LTE relaying; RF compressive sampling; spectrum sensing; cognitive radio; beamforming; and direction finding.

Demo Video

The registered trademark Linux® is used pursuant to a sublicense from LMI, the exclusive licensee of Linus Torvalds, owner of the mark on a worldwide basis.

Features

FPGA

  • Xilinx Kintex-7 410T
  • 14 bit ADC, 16 bit DAC
  • Gen1x4 PCIe Connection
  • SFP+ High Speed Serial Link

On-board Processor

  • x86 onboard processor equipped with NI Linux Real Time OS for deterministic processing
  • Intel Core i7 2 GHz Quad Core Processor
  • Congatec COM Express Conga-TS170 SoM
  • 8 GB DDR4
  • MicroUSB to the SoM
  • RJ45 (1 GbE)
  • PCIe Gen x4

RF

  • 2 RX, 2TX
  • 10 MHz to 6 GHz extended frequency range
  • Up to 160 MHz of instantaneous bandwidth per channel
  • RX, TX filter bank
  • GPS-Disciplined OCXO
  • Clock reference 
  • PPS time reference
  • External RX, TX LO input ports
  • Built-in GPSDO
  • Interface I/O

Interface I/O

  • Two USB 3.0 ports
  • Two USB 2.0 ports
  • USB 1.0 JTAG
  • Display Port
  • AUX I/O
  • Two SFP+ ports (1 Gigabit Ethernet, 10 Gigabit Ethernet, Aurora)
  • PCIe Gen x4
  • 1 Gb Ethernet (connection to host)
  • Ref In/Out
  • PPS In/Out

Block Diagram

USRP 2974 Block Diagram Click on image to enlarge
Compatible Products

Hardware-Aware Environment for Rapid Wireless...

$9,999.00 USD
QTY:

Standards-Based Source Code to Enable...

$17,056.00 USD
QTY:

Standards-Based Source Code to Enable...

$5,686.00 USD
QTY:
Compatible Products

Hardware-Aware Environment for Rapid Wireless...

$9,999.00 USD
QTY:

Standards-Based Source Code to Enable...

$17,056.00 USD
QTY:

Standards-Based Source Code to Enable...

$5,686.00 USD
QTY: